A Delay-locked Loop for Multiple Clock Phases/delays Generation
نویسندگان
چکیده
iii ACKNOWLEDGEMENTS I would like to express my sincere gratitude and appreciation to everyone who has helped to make this thesis possible. I would like to deliver my special thanks to my wife and my parents for their love, support, and patience. My deep appreciation also goes to Alfred Andrew for their time and valuable suggestions. Finally, I owe gratitude to all of my friends and colleagues at the Georgia Institute of Technology. The friendship will stay forever in my heart.
منابع مشابه
High Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملLow Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کاملA 3.3 V, 1.6 GHz, low-jitter, self-correcting DLL based clock synthesizer in 0.5 μm CMOS
This paper describes a 1.6GHz clock synthesizer which employs a delay locked loop (DLL) to generate multiple phases that are combined to produce the desired output clock frequency. A self correcting circuit ensures that the DLL arrives at the correct locked state irrespective of its power-up state or following either a wide variation in the input reference clock frequency or missing pulses in t...
متن کاملClock Synthesizer in 0.5pm CMOS
This paper describes a 1.6GHz clock synthesizer which employs a delay locked loop (DLL) to generate multiple phases that are combined to produce the desired output clock frequency. A self correcting circuit ensures that the DLL arrives at the correct locked state irrespective of its power-up state or following either a wide variation in the input reference clock frequency or missing pulses in t...
متن کاملAll-Digital DLL Architecture and Applications
An improved architecture for all digital Delay Locked Loop (ADDLL) had been developed and implemented for several applications and design methodologies. In most cases it can be based on standard cells only. Several techniques are used to minimize the jitter, achieving less than 40pS (peak) for 0.13μ technology. The frequency range is very wide, exceeding 500MHz. For 0.13μ core, the area is 0.01...
متن کامل